Abstract-The ATLAS experiment is located at the European Center for Nuclear Research (CERN) in Switzerland. It is designed to observe collisions at the Large Hadron Collider (LHC): the world's largest and highest-energy particle accelerator. Event triggering and Data Acquisition is one of the extraordinary challenges faced by the detectors at the high luminosity LHC collider upgrade. During 2011, the LHC reached instantaneous luminosities of 4 × 10 33 cm −1 s −1 and produced events with up to 24 interactions per colliding proton bunch. This places stringent operational and physical requirements on the ATLAS Trigger in order to reduce the nominal 40MHz collision rate to a manageable event storage rate up to 400Hz and, at the same time, select those events considered interesting. The Level-1 Trigger is the first rate-reducing step in the ATLAS Trigger, with an output rate of 75kHz and decision latency of less than 2.5µs. It is primarily composed of the Calorimeter Trigger, Muon Trigger, the Central Trigger Processor (CTP) and by 2014 a complete new electronics module: the Topological Processor (TP). The TP will make it possible, for the first time, to concentrate detailed information from sub-detectors in a single Level-1 module. This allows the determination of angles between jets and/or leptons, or even more complex observables such as muon isolation or invariant mass. This requires to receive on a single module a total bandwidth of about 1Tb/s and process the data within less than 100 ns. In order to accept this new information from the TP, the CTP will be upgraded to process double the number of trigger inputs and logical combinations of these trigger inputs. These upgrades also address the growing needs of the complete Level-1 trigger system as LHC luminosity increases. During the LHC shutdown in 2013, the TP and the upgraded CTP will be installed. We present the justification for such an upgrade, the proposed upgrade to the CTP, and tests on the TP demonstrator and prototype, emphasizing the characterization of the high speed links and tests of the topological algorithm's latency and logic utilization.
I. INTRODUCTION
T HE ATLAS Level-1 Trigger is a fixed latency, 40 MHz hardware-based pipe-lined system built to operate at the LHC design instantaneous luminosity of 10 34 cm −2 s −1 [1, 2, 3] .The Level-1 trigger decision is formed in the Central Trigger Processor (CTP) [2] fed by signals coming primarily from dedicated trigger hardware in the Calorimeter (L1Calo) and the Muon (L1Muon) detector systems. The L1Calo analogue input data comes from 7200 "trigger towers" built with a granularity of typically 0.1 × 0.1 in the η/φ range covered by the ATLAS electromagnetic and hadronic calorimeters. After digitization of the input signals in the Pre-Processor [1, 3, 4] , the trigger tower signals are processed in a Cluster Processor (CP), aimed at identification of electron, photon, tau and hadron candidates above a set of programmable thresholds [5] , and a Jet/Energy-sum Processor (JEP) which identifies jet candidates and produces global sums of total, missing, and jet-sum E T . The CP and the JEP are connected with the Common Merger Modules (CMMs) [3] which count the multiplicities of triggered objects and send the result to the Central Trigger Processor (CTP). The L1Muon input data comes from Resistive Plate Chambers (RPC) in the barrel region and Thin Gap Chambers (TGC) in the endcap regions. Multiplicities for six muon transverse momentum thresholds at high and low transverse momentum are measured by coincident hits in the RPC and TGC planes.
The logic of such multiplicity counting for the different thresholds is formed in the Muon Central Trigger Processor Interface (MUCTPI) system [6] . The total latency available for the Level-1 trigger, is limited by the depth of the on-detector pipeline memory of 2.5 µs where the event is stored waiting for the CTP decision (Level-1 Accept, L1A). Upon receiving the L1A signal from the CTP, the coordinates in the η/φ plane for each object identified at Level-1 (Region of Interest, RoI) are sent through ReadOut Drivers (RODs) on to the Level 2 trigger. An outline of the Level-1 trigger chain is shown in Fig.1 .
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II. MOTIVATION FOR UPGRADE
Due to the increase in the LHC instantaneous luminosity up to 3 × 10 34 cm −2 s −1 in 2014, the Level-1 trigger needs to be upgraded to cope with the higher amount of backgrounds in order to keep the rates at current levels without rejecting events due to saturation of the trigger streams of physics interest. The current Level-1 trigger [1, 3] allows making selections on counts of objects and Missing Transverse Energy identified via sliding window algorithms [5] . To achieve additional background rate reduction at Level-1, the topological information on jet or muon direction in space (RoI) can be used. The current Level-1 scheme is not designed to handle such information in the Real Time Data Path (RTDP) and currently the CTP resources utilization for extra input or extra trigger items is saturated. To make use of geometrical information, a new element in the Level-1 trigger is required: the Topological Processor (TP). The TP provides high optical input bandwidth to receive and process RoI information within the Level-1 latency budget and send out a response (quantity or flags) to the CTP to be included in the logic for generating the L1A signal. Moreover the CTP will be upgraded to increase the number of trigger inputs, provide optical input to the TP and the Level-1 muon trigger, improve bunch group masking and per-bunch trigger item monitoring, and allow partitioning of L1A generation for detector commissioning. An outline of the 2013-2014 upgraded trigger scheme is shown in Fig.2 . 
III. CURRENT CENTRAL TRIGGER PROCESSOR
The CTP receives trigger information from L1Calo and L1Muon. Such trigger information consists of multiplicities for electrons/photons, taus/hadrons, jets, and muons as well as flags for total transverse energy, total missing energy, and total jet transverse energy. Such information is used to make the final L1A decision on the basis of lists of selection criteria (trigger menus). The current system can form up to 256 trigger items, formed from 160 input bits that can be transmitted concurrently on the backplane. The CTPIN modules in fact can accept more than double that, but the backplane is currently limited to 160 lines at 40 MHz. At every L1A the CTP send RoI information to the Region-of-Interest Builder (RoIB) in the Level-2 trigger system and send summary information to the Read-Out System (ROS) of the data acquisition.
A. CTP Implementation
The CTP consists of the following VME modules:
• Three input (CTPIN) modules.
• A core (CTPCORE) module for trigger formation, readout and monitoring, and time stamping.
• A bunch-by-bunch monitoring (CTPMON) module.
• Four output (CTPOUT) modules connecting to the Local Trigger Processor (LTP) of the Time and Trigger Control system (TTC) partitions of the detectors.
• A machine interface (CTPMI) module for timing signals.
• A calibration (CTPCAL) module for calibration requests from the detectors. In addition to the standard VMEbus, the CTP modules also use dedicated buses for synchronized and aligned trigger inputs (PITbus, Pattern In Time bus), for the common timing and trigger signals (COMbus), and for the calibration requests from the detectors (CALbus). The overview of the implementation of the CTP is shown in Fig.3 . 
IV. CENTRAL TRIGGER PROCESSOR UPGRADE
The CTP upgrade involves the complete re-design of the CTPCORE, CTPOUT and the COM backplane. An overview of the new "CTPCORE++" is shown in Fig.4 . Using the existing PIT bus backplane at double data rate (from 40 to 80 MHz), double the amount of trigger inputs, from the existing 160 to 320, are then obtained. The spare capacity will be used to connect new trigger sources not foreseen so far. The processing power will be provided for the trigger items and the readout and monitoring by means of two Xilinx Virtex7 FPGAs. The total number of trigger items is also doubled from 256 to 512. The CTPCORE++ is provided with optical input via the 12 channel ribbon-fiber receiver Avago minipod plus the current connectivity (see Fig.4 ). The bunch group masking groups and per-bunch trigger item monitoring is also increased by a factor two and the per-bunch counters for trigger item monitoring is increased from 12 to 256. A new "CTPOUT++" module will add a partition of L1A generation intended for detector commissioning with the following characteristics:
• Common trigger menu.
• Each L1A partition has selection of trigger items, and its own deadtime handling.
• Only primary L1A partition (i.e. "physics" partition) provides LVL2 and DAQ readout.
• Secondary L1A partitions used for detector commissioning and calibration. Two extra partitions can be implemented on the existing COM backplane, which therefore also need to be re-designed.
V. TOPOLOGICAL PROCESSOR
The Topological Processor will be a single processor crate equipped with one or several processor modules. The information transmitted into L1Topo will be basically comprised of the RoI data that are currently transmitted to the 2nd level trigger. The data will consist of a description of the position of an object (jet, electromagnetic cluster, and tau) along with some qualifying information, basically the energy sum within the object. Data are going to be transmitted on optical fibers. After conversion to electrical representation, data are received and processed in FPGAs equipped with on-chip Multi-Gigabit Transceivers (MGT). Results are sent to the CTP. The L1Topo module will be designed in AdvancedTCA (ATCA) form factor. For the intended use as future modules in the L1Calo trigger chain, high bandwidth and low processing latency on the RTDP are crucial. The initial aggregate bandwidth required for electron, tau, jets and muon topological information is of ∼1 Tb/s. The main-board will host two FPGAs of Virtex7 family XC7V485T (later on XC7V690T) with 80 embedded multi-Gbs transceivers each. The track length on the PCB from 14 opto-electrical converters to the MGT is kept as short as possible. For the same reason no on-board electrical duplication of real-time signals is foreseen. Multi-Gb optical/electrical converters of high density (mini pod) are adopted and mounted as close as possible to the FPGAs. The output to the CTP is located on the front panel via 2 multi-Gb output links. The design outline of the board is shown in Fig.5 . 
VI. THE "GOLD" FUNCTIONAL DEMONSTRATOR
The module described above is the first TP prototype and its design descends from previous R&D work carried out on a functional demonstrator module built in 2011 to implement the baseline technologies needed for the TP. The GOLD (Generic Opto Link Demonstrator) mainboard is ATCA form factor based. To allow for flexibility, control, clock generation and optical/electrical conversion are located on mezzanine boards. The demonstrator is used as a test bench for topological algorithms running in Xilinx Virtex-6 family FPGAs. Moreover it can be used as optical data sink (and source) for L1Calo modules, or stand-alone link tests. A full review of the GOLD specifications is available in [7] . Here, a summary of some key features is briefly discussed:
• The processing power is provided by FPGAs of the Xilinx Virtex-6 product families. The GOLD PCB has been designed to be used as a common test bench for two Virtex-6 product lines (LXT/HXT). The board has been equipped with three XC6VLXT240T as shown in Fig.6 , supporting MGTs up to 6.4 Gb data rate. The FPGAs on the left of Fig.6 (input FPGAs) receive optical signals from the opto-mezzanine shown on the right, while the FPGA in the center fulfills control functions and is meant 
VII. TESTS ON THE DEMONSTRATOR
At first, the interconnection between the FPGAs was tested by means of a JTAG boundary scan performed using the GOEPEL electronics boundary Scan software SYSTEMCAS-CON, interfaced via USB. Moreover, specific tests aimed at verifying functioning and performance of the GOLD module, in particular the characterization of the high speed links was performed.
• Latency Test: The Latency is measured on the highspeed differential connection between the input and main FPGA. The latency and functioning of algorithms has been simulated for a specific algorithm.
• Bit Error Test (IBERT): The ChipScope Pro Serial I/O toolkit integrates the debug of the high-speed serial transceiver of Xilinx FPGAs. The Xilinx IBERT core has the logic to control, monitor, and change the transceiver parameters at run-time, accessible through JTAG (standard test access port for boundary scan). The parameters of the o/e converter are controlled via I 2 C (standard two wire interface to control low speed peripherals to a motherboard). By repetitively sampling the digital data receiver, "eye diagrams" are measured for each MGT directly with the oscilloscope (32GHz; 80 giga-samples per second) as shown in Fig.7 . By running up to 8 MGT in parallel at 6.4 Gb (after fine tuning of their setting) for one week, no errors have been measured (error bit rate ≤ 10 −17 ).
• Test of the full chain of the RTDP: 12 Channel data source can either be the main FPGA sending via one Avago on the mainboard or the input FPGA (which is connected to one Avago transmitter on the input mezzanine). By scanning the sampling points and measuring the bit error rate, the error rate profile for a given set of parameters, is measured. The error rate decrease exponentially to zero where the transceiver reach its error free working region which span over more than 50 ps. By systematically fine tuning the parameters on 12 MGT to maximize the error free region, the optimized settings was determined. In Fig.8 is shown the overlap of the profile curves obtained on ten MTGs for a Virtex 6 device in a partially optimize setting.
VIII. CONCLUSION
This document gives an overview of the upgrade of the current Central Trigger Processor and of the Topological Processor which is a completely new element of the ATLAS Level-1 trigger. With the TP, it will be possible to apply topological cuts using RoIs from calorimeters and muon subdetectors. The test results on the TP functional demonstrator built in 2011 as test-bench of the baseline technology to be implemented in the TP design, are also illustrated. The upgraded CTP will provide optical input (from the TP and the Level-1 muon trigger) and double input connectivity, double number of trigger item and add extra trigger partitions for detector commissioning. Both projects aim to be ready for 2014 ATLAS combined cosmic runs.
